Regviz

Silicon Labs /EFR32MG21B020F512IM32 /MODEM_NS /VITERBIDEMOD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as VITERBIDEMOD

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C112F352GM32/MODEM_NS/VITERBIDEMOD#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (VTDEMODEN)VTDEMODEN 0 (HARDDECISION)HARDDECISION 0VITERBIKSI10VITERBIKSI20VITERBIKSI30 (SYNTHAFC)SYNTHAFC 0CORRCYCLE 0CORRSTPSIZE 0 (DISDEMODOF)DISDEMODOF

Description

No Description

Fields

VTDEMODEN

Viterbi demodulator enable
HARDDECISION

Hard decision
VITERBIKSI1

VITERBI KSI1
VITERBIKSI2

VITERBI KSI2
VITERBIKSI3

VITERBI KSI3
SYNTHAFC

Synthesizer AFC in Viterbi demod
CORRCYCLE

Correction cycles
CORRSTPSIZE

Correction step size
DISDEMODOF

Disable Demod Over Flow Detection

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data